Open Access Open Access  Restricted Access Subscription Access

Design and Implementation of Multiple Input Multiple Output Reversible Sequential Circuit

Pramod Chouhan, Prof. Priyanshu Pandey

Abstract


The repetition of arbitrary production relies upon the quantity of stages in the LFSR. In this way, it is an imperative part in correspondence framework where it play important role in various application such as cryptography application, CRC generator and regulator circuit, gold code generator, for generation of pseudorandom sequence, for designing encoder and decoder in different communication channels to ensure network security. We employ of various inputs and various output shift registers for LFSR on FPGA by using VHDL and analysis the behavior of randomness. 


Full Text:

PDF

References


Shivshankar Mishra, Ram Racksha Tripathi and Devendra Kr. Tripathi, "Implementation of Configurable Linear Feedback Shift Register in VHDL", International Conference on Emerging Trends in Electrical, Electronics and Sustainable Energy Systems (ICETEESES–16).

Radhika Sharma and Balwinder Singh, "Design and Analysis of Linear Feedback Shift Register (LFSR) Using Gate Diffusion Input(GDI) Technique", 978-1-5090-0893-3/16/$31.00 2016 IEEE.

Shruti Hathwalia, Meenakshi Yadav, "Design and Analysis of a 32 Bit Linear Feedback Shift Register Using VHDL", International Journal of Engineering Research and Applications, Vol. 4, Issue 6 (version 6), pp. 99-102, June 2014.

Khushboo Sewak, Praveena Rajput and Amit Kumar Panda, “FPGA Implementation of 16 bit BBS and LFSR PN Sequence Generator: A Comparative Study”, Conference on Electrical, Electronics and Computer Science

Lenin Gopal, Nor Syahira Mohd Mahayadin and Adib Kabir Chowdhury, “Design and Synthesis of Reversible Arithmetic and Logic Unit (ALU)”, 2014 IEEE International Conference on Computer, Communication, and Control Technology (I4CT 2014), September 2 -4, 2014.

Mr. Abhishek Gupta, Mr. Utsav Malviya and Prof. Vinod Kapse, “Design of Speed, Energy and Power Efficient Reversible Logic Based Vedic ALU for Digital Processors”, 2012 IEEE.

Akanksha Dixit and VinodKapse, “Arithmetic & Logic Unit (ALU) Design using Reversible Control Unit”, International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 6, June 2012.

Lekshmi Viswanath and Ponni. M, “Design and Analysis of 16 Bit Reversible ALU”, IOSR Journal of Computer Engineering (IOSRJCE), Volume 1, Issue 1, PP 46-53, June 2012.

M. Morrison and N. Ranganathan, "Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures," IEEE International Symposium on VLSI, pp. 126-131, 2011.

Shefali Mamataj, Biswajit Das, Anurima Rahaman, "An Optimized Realization of ALU for 12-Operations by using a Control Unit of reversible gates", International Journal of Advanced Research in Computer Science and Software Engineering, Volume 4, Issue 1, ISSN: 2277 128X, January 2014.


Refbacks

  • There are currently no refbacks.